




A



B




C




D

2




2




AES/EBU DRIVERS W/ SRC

3



3



- NOTES :
- 1) PIN 1 & 28 SET AES3 OUTPUT FORMAT MODE; "PRO".
 - 2) PIN 2, 20 & 27 SET AES3 HARDWARE MODE; 2: EES MULT DATA FLOW, SERIAL INPUT, MODE 2.
 - 3) PIN 3, 21 & 22 SET AES3 HARDWARE MODE; 3: EES MULT DATA FLOW, SERIAL INPUT, MODE 3.
 - 4) PIN 4 & 5 SET UP SERIAL AUDIO IN/OUT FORMAT MODE 2: EES IN & L25 OUT.
 - 5) PIN 11 (START UP OPTION) SETS UP CH STATUS BLOCK START (PIN 15) AS INPUT/OUTPUT; OUTPUT.
 - 6) PIN 18 (START UP OPTION) SETS UP CH STATUS BLOCK START (PIN 15) AS INPUT/OUTPUT; OUTPUT.
 - 7) PIN 19 SETS UP MODE 24/25; MODE24 > CH STATUS BITS SET.
 - 8) PIN 20 SELECTS SERIAL AUDIO INPUT SOURCE AES3/SERIAL; SERIAL.
 - 9) PIN 24 SETS UP HARDWARE SOFTWARE MODE; HARDWARE, NO VIDEO.


Upper standoff delivers chassis ground to sub-board

SR FREQUENCY DIPSWITCH

OFF = 4.8 KHZ
ON = 44.1 KHZ

Lower standoff delivers D ground to sub-board

4



A

B

C

D


AES/EBU DRIVERS

DIGITAL OUTPUT PROGRAM 1 OR 3 MAIN


DIGITAL OUTPUT PROGRAM 2 OR 4 MAIN

POWER DOWN CONTROL

KEEP ALIVE CIRCUITRY



FPGA



RT ANGLE MALE, DIN, STAGGERED, SOLDER

A

B

C

D